Item request has been placed! ×
Item request cannot be made. ×
loading  Processing Request
Item request has been placed! ×
Item request cannot be made. ×
loading  Processing Request
Conference

Data-Aware Process Networks

Subjects: High-Level Synthesis; Polyhedral Model; FPGAVirtual; South Korea

  • Source: CC 2021 - 30th ACM SIGPLAN International Conference on Compiler Construction ; https://inria.hal.science/hal-03143777 ; CC 2021 - 30th ACM SIGPLAN International Conference on Compiler Construction,

تفاصيل العنوان

×
Conference

Automatic Generation of FPGA-Specific Pipelined Accelerators

Subjects: High-level synthesis; Polyhedral Model; Pipelined floating-point operatorsBelfast; United Kingdom

  • Source: LNCS 6578, Springer ; International Symposium on Applied Reconfigurable Computing (ARC'11) ; https://hal-ens-lyon.archives-ouvertes.fr/ensl-00549682 ; International Symposium on Applied Reconfigurable

تفاصيل العنوان

×
Conference

An FPGA architecture for solving the Table Maker's Dilemma

Subjects: table maker's dilemma; floating-point arithmetic; correct roundingSanta Monica; United States

  • Source: Proceedings of the 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors ; Application-Specific Systems, Architectures and Processors (ASAP), 2011 IEEE

تفاصيل العنوان

×
Report

Data-aware Process Networks

Subjects: automatic parallelization; High-level Synthesis; polyhedral compilation

  • Source: https://inria.hal.science/hal-01158726 ; [Rapport de recherche] RR-8735, Inria - Research Centre Grenoble – Rhône-Alpes; INRIA. 2015, pp.32.

تفاصيل العنوان

×
  • 1-10 of  12 نتائج ل ""Plesco, Alexandru""