- Patent Number:
12057,474
- Appl. No:
17/325932
- Application Filed:
May 20, 2021
- نبذة مختصرة :
A semiconductor MOS device having an epitaxial layer with a first conductivity type formed by a drain region and by a drift region. The drift region accommodates a plurality of first columns with a second conductivity type and a plurality of second columns with the first conductivity type, the first and second columns alternating with each other and extending on the drain region. Insulated gate regions are each arranged on top of a respective second column; body regions having the second conductivity type extend above and at a distance from a respective first column, thus improving the output capacitance Cds of the device, for use in high efficiency RF applications.
- Inventors:
STMICROELECTRONICS S.R.L. (Agrate Brianza, IT)
- Assignees:
STMICROELECTRONICS S.R.L. (Agrate Brianza, IT)
- Claim:
1. A device, comprising: a substrate of a first conductivity type and having a surface; a plurality of first columns in the substrate and having a second conductivity type; a plurality of insulated gate regions, each gate region being between adjacent one of the plurality of first columns; and a plurality of doped regions extending into the substrate from the surface, each doped region being aligned with and spaced apart from a respective one of the plurality of first columns, each doped region having the second conductivity type.
- Claim:
2. The device of claim 1 , wherein the substrate includes a drain region of the first conductivity type.
- Claim:
3. The device of claim 2 , wherein the plurality of first columns are on the drain region.
- Claim:
4. The device of claim 2 , wherein the doped regions are body regions.
- Claim:
5. The device of claim 4 , further comprising a plurality of source regions each embedded in one of the body regions.
- Claim:
6. The device of claim 5 , wherein a respective pair of the source regions are embedded in each body region.
- Claim:
7. The device of claim 1 , further comprising a plurality of second columns in the substrate and having the first conductivity type, each of the second columns being arranged between mutually adjacent pairs of first columns.
- Claim:
8. The device of claim 1 , further comprising an interruption region in the substrate and extending between the doped regions and the first columns.
- Claim:
9. The device of 8 , further comprising a plurality of intermediate regions in the interruption layer having the second conductivity type and each being positioned between a respective one of the doped regions and a respective one of the first columns.
- Claim:
10. A method, comprising: forming a drain region of a first conductivity type in a substrate having a surface; forming a plurality of first columns in the substrate, the columns having a second conductivity type; forming a plurality of insulated gate regions on the substrate, each gate region being between adjacent one of the plurality of first columns; and forming a plurality of body regions extending into the substrate from the surface and having the second conductivity type, each body region being aligned with and spaced apart from a respective one of the plurality of first columns.
- Claim:
11. The method of claim 10 , further comprising forming a plurality of source regions of the first conductivity type embedded in the body regions.
- Claim:
12. The method of claim 11 , wherein the plurality of first columns are on the drain region.
- Claim:
13. The method of claim 11 , wherein two of the source regions are embedded in each body region.
- Claim:
14. The method of claim 11 , further comprising forming a plurality of second columns in the substrate and having the first conductivity type, each of the second columns being arranged between mutually adjacent pairs of first columns.
- Claim:
15. The method of claim 11 , further comprising forming an interruption region in the substrate and extending between the doped regions and the first columns.
- Claim:
16. The method of 15 , further comprising forming a plurality of intermediate regions in the interruption layer having the second conductivity type and each being positioned between a respective one of the doped regions and a respective one of the first columns.
- Claim:
17. A class E power amplifier, comprising: a load network that includes a capacitance and an output circuit in parallel with each other, the output circuit including an LC filter; and a semiconductor MOS device in parallel with the capacitance and including: a substrate including a drain region of a first conductivity type, the substrate having a surface; a plurality of first columns in the substrate, the columns having a second conductivity type; a plurality of insulated gate regions, each gate region being between adjacent one of the plurality of columns; and a plurality of body regions of the second conductivity type extending into the substrate from the surface and being aligned with and spaced apart from a respective one of the plurality of columns.
- Claim:
18. The power amplifier according to claim 17 , wherein the semiconductor MOS device includes an interruption layer having the first conductivity type and extending between the columns and the body regions.
- Claim:
19. The power amplifier according to claim 17 , wherein the semiconductor MOS device includes a plurality of intermediate regions having the second conductivity type, the intermediate regions being respectively arranged, at a distance, between the respective columns and the respective body region.
- Claim:
20. The power amplifier according to claim 19 , wherein the intermediate regions have a smaller width than the first columns.
- Patent References Cited:
3919656 November 1975 Sokal et al.
6228719 May 2001 Frisina et al.
6300171 October 2001 Frisina
6404010 June 2002 Saggio et al.
6586798 July 2003 Frisina
6677643 January 2004 Iwamoto et al.
9136381 September 2015 Kocon et al.
9368617 June 2016 Hirler et al.
9899508 February 2018 Schillaci et al.
10211645 February 2019 Kato
10580868 March 2020 Bobde
20110233714 September 2011 Lu
20120086076 April 2012 Takei
20130149838 June 2013 Saggio et al.
20150145038 May 2015 Willmeroth et al.
20160268369 September 2016 Ichimura et al.
20170018642 January 2017 Kagata et al.
20170288021 October 2017 Kubo
20180158937 June 2018 Pfirsch et al.
106711189 May 2017
106887451 June 2017
3306672 April 2018
2014187200 October 2014
- Other References:
Sokal et al., “Class E—A New Class of High-Efficiency Tuned Single-Ended Switching Power Amplifiers,” IEEE Journal of Solid-State Circuits, SC-10(3):168-176, 1975. cited by applicant
- Primary Examiner:
Choe, Henry
- Attorney, Agent or Firm:
Seed IP Law Group LLP
- الرقم المعرف:
edspgr.12057474
Processing Request
No Comments.