Item request has been placed! ×
Item request cannot be made. ×
loading  Processing Request

Correct and Efficient Bounded FIFO Queues

Item request has been placed! ×
Item request cannot be made. ×
loading   Processing Request
  • معلومة اضافية
    • Contributors:
      Parallélisme de Kahn Synchrone (Parkas ); Centre National de la Recherche Scientifique (CNRS)-Inria Paris-Rocquencourt; Institut National de Recherche en Informatique et en Automatique (Inria)-Institut National de Recherche en Informatique et en Automatique (Inria)-Département d'informatique de l'École normale supérieure (DI-ENS); École normale supérieure - Paris (ENS Paris); Université Paris sciences et lettres (PSL)-Université Paris sciences et lettres (PSL)-Institut National de Recherche en Informatique et en Automatique (Inria)-Centre National de la Recherche Scientifique (CNRS)-École normale supérieure - Paris (ENS Paris); Université Paris sciences et lettres (PSL)-Université Paris sciences et lettres (PSL)-Centre National de la Recherche Scientifique (CNRS)
    • بيانات النشر:
      HAL CCSD
      IEEE
    • الموضوع:
      2013
    • Collection:
      Archive ouverte HAL (Hyper Article en Ligne, CCSD - Centre pour la Communication Scientifique Directe)
    • الموضوع:
    • الموضوع:
      Porto de Galinhas, Brazil
    • نبذة مختصرة :
      International audience ; Bounded single-producer single-consumer FIFO queues are one of the simplest concurrent data-structure, and they do not require more than sequential consistency for correct operation. Still, sequential consistency is an unrealistic hypothesis on shared-memory multiprocessors, and enforcing it through memory barriers induces significant performance and energy overhead. This paper revisits the optimization and correctness proof of bounded FIFO queues in the context of weak memory consistency, building upon the recent axiomatic formalization of the C11 memory model. We validate the portability and performance of our proven implementation over 3 processor architectures with diverse hardware memory models, including ARM and PowerPC. Comparison with state-of-the-art implementations demonstrate consistent improvements for a wide range of buffer and batch sizes.
    • Relation:
      hal-00911893; https://hal.inria.fr/hal-00911893; https://hal.inria.fr/hal-00911893/document; https://hal.inria.fr/hal-00911893/file/sbac13.pdf
    • الدخول الالكتروني :
      https://hal.inria.fr/hal-00911893
      https://hal.inria.fr/hal-00911893/document
      https://hal.inria.fr/hal-00911893/file/sbac13.pdf
    • Rights:
      info:eu-repo/semantics/OpenAccess
    • الرقم المعرف:
      edsbas.10767AF9